The way we used to create the 16-bit counter in Part1 can be simplified; basically, the counter specification is based on a SystemVerilog statement Q <= Q 1’b1. Follow the steps below:1. Inside your Part2 folder, write a SystemVerilog module named CounterSixteen2.sv with its testbench that defines a 16-bit counter by using this simple approach.